Testing Domino Circuits in SO1 Technology
نویسندگان
چکیده
The proliferation of both Partially Depleted SiliconOn-Insulator (PD-SOI) technology and domino circuit styles has allowed for increases in circuit performance beyond that of scaling traditional bulk CMOS static circuits. However, interactions between dynamic circuit styles and PD-SO1 complicate testing. This paper describes the issues of testing domino circuits fabricated in SO1 technology and new tests are proposed to address the interactions. A fault modeling analysis is described which demonstrates that the overall fault coverage can be improved beyond that of traditional testing of domino circuits in bulk technology.
منابع مشابه
Testing domino circuits in SOI technology
The proliferation of both Partially Depleted SiliconOn-Insulator (PD-SOI) technology and domino circuit styles has allowed for increases in circuit performance beyond that of scaling traditional bulk CMOS static circuits. However, interactions between dynamic circuit styles and PD-SOI complicate testing. This paper describes the issues of testing domino circuits fabricated in SOI technology and...
متن کاملWinnerLoser-Take-All Circuits on SO1 Technology for Neural Network Classification
High connectivity of artificial neural network chip-embodiments combined with currently emerging 3-dimensionally stacked multichip modules for real-time applications of target classification require a scrutiny for low power technology insertion. Conventional CMOS high power consumption limits the allowable density of synapse/neuron elements. However Silicon-On-Insulator (SOI) technology has the...
متن کاملExploring SO1 Device Structures and Interconnect Architectures for 3-Dimensional Integration*
3-Dimensional (3-D) integration offers numerous advantages over conventional structures. Double-gate (DG) transistors can be fabricated for better device characteristics, and multiple device layers can be vertically stacked for better interconnect performance. In this paper, we explore the suitable device structures and interconnect architectures for multi-device-layer integrated circuits and s...
متن کاملSO1 transistor model for fast transient simulation
Progress in semiconductor process technology has made SO1 transistors ons of the most promising candidates for high pertormance and low power designs. With smaller diffusion capacitances, SO1 transistors switch significantly faster than their traditional hulk MOS counterparts and consume less power per switching. However, design and simulation of SO1 MOS circuits is more challenging due to more...
متن کاملURC97020 Off-Line Testing for Bridge Faults in CMOS Domino Logic Circuits
Bridge faults, especially in CMOS circuits, have unique characteristics which make them difficult to detect during testing. This paper presents a technique for detecting bridge faults which have an effect on the output of CMOS Domino logic circuits. The faults are modeled at the transistor leveI and .lhis technique is based on analyzing the off-set of the function during off-line testing.
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2004